The CY7C1523JV18-300BZXC is a 72Mbit DDR II synchronous SRAM organized as 4M x 18 bits, clocked at 300 MHz.
300 MHz clock — bandwidth and timing headroom
At 300 MHz, the DDR II interface transfers data on both clock edges. The 0.45 ns access time is noted in the description.
