Skip to main content
Log in
Infineon Technologies CY7C1399BNL-15VXC — Memory (DRAM / SRAM / Flash / EEPROM)

Cypress CY7C1399BNL-15VXC 256Kbit Async SRAM, 15 ns

MPNCY7C1399BNL-15VXC
Obsolete

Cypress CY7C1399BNL-15VXC, 256Kbit asynchronous SRAM, 15 ns access time, 3V–3.6V supply, 32K x 8 parallel organization, 28-BSOJ (0.300", 7.62mm) surface-mount package, 0°C–70°C operating temperature, Tube.

$1.6000Ref. price · indicative, final on quote
Infineon Technologies CY7C1399BNL-15VXC datasheet (PDF)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

CY7C1399BNL-15VXC specifications
ParameterValue
Memory typeVolatile
MountingSurface Mount
Supply voltage3V ~ 3.6V
Memory interfaceParallel
Operating temperature0°C ~ 70°C (TA)
PackageTube
TechnologySRAM - Asynchronous
Access time15 ns
Memory size256Kbit
Memory formatSRAM
Case28-BSOJ (0.300\", 7.62mm Width)
Memory organization32K x 8
Write cycle time - word, page15ns

Product details

32K x 8 — byte-wide bus fit

The CY7C1399BNL-15VXC: The 32K x 8 organization maps directly onto an 8-bit data bus without external byte-lane muxing.

Cypress has officially marked the CY7C1399BNL-15VXC as Obsolete. Sourcing is limited to independent distribution and surplus inventory channels.

28-SOJ footprint — legacy PCB retrofit

If your board has a 28-pin SOJ socket or footprint for a 32K x 8 SRAM, this part is a mechanical drop-in. Verify the pin 1 orientation against your existing layout — SOJ packages are not symmetric.

Frequently asked questions

Is the CY7C1399BNL-15VXC obsolete?

Yes — the lifecycle stage is end-of-life hot under. Standard distribution is no longer active; sourcing is allocation recovery or broker channel only.

Does the 3 V–3.6 V supply handle brownout to 2.9 V?

No. The operating minimum is 3 V — a 2.9 V brownout during a motor-stall event falls outside the rated window and risks data corruption. The design needs a hold-up circuit or supply supervision if that event is a real-world case.

Is 15 ns access time compatible with a 50 MHz FPGA interface?

Yes. 50 MHz gives a 20 ns cycle; 15 ns access is well within that window. Write cycle time is also 15 ns symmetric, so a single firmware timing budget covers both read and write operations.