Skip to main content
Log in
Cypress Semiconductor Corp CY7C1515KV18-300BZXC — Memory (DRAM / SRAM / Flash / EEPROM)

Infineon CY7C1515KV18-300BZXC QDR II SRAM, 72Mbit 300 MHz

MPNCY7C1515KV18-300BZXC
Active

Infineon CY7C1515KV18-300BZXC, QDR II synchronous SRAM, 72Mbit (2M x 36), 300 MHz clock, 1.7V–1.9V supply, 165-FBGA (13x15), commercial temp 0°C to 70°C.

$131.7380Ref. price · indicative, final on quote
Cypress Semiconductor Corp CY7C1515KV18-300BZXC datasheet (PDF)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

CY7C1515KV18-300BZXC specifications
ParameterValue
Memory typeVolatile
MountingSurface Mount
Supply voltage1.7V ~ 1.9V
Clock frequency300 MHz
Memory interfaceParallel
Operating temperature0°C ~ 70°C (TA)
PackageTray
TechnologySRAM - Synchronous, QDR II
Memory size72Mbit
Memory formatSRAM
Case165-LBGA
Memory organization2M x 36

Product details

The CY7C1515KV18-300BZXC is a 72Mbit QDR II synchronous SRAM from Infineon, organized 2M x 36, clocked at 300 MHz. QDR II architecture separates read and write data ports, eliminating bus-turnaround dead cycles so the memory can sustain back-to-back read and write operations at full clock rate.

For dual-sourcing resilience, the CY7C1520KV18-250BZC is a pin-compatible QDR II SRAM at the same 72Mbit density and 2M x 36 organization, but clocked at 250 MHz — it will drop into the same footprint and supply rail, though the bus timing must be re-verified at the slower speed. Current pricing and availability are confirmed at quote time through independent distribution; submit an RFQ for a firm quote.

Frequently asked questions

What is CY7C1515KV18-300BZXC's listed package?

The part is supplied in a 165-ball FBGA (13x15 mm) package, shipped in tray format.

Will CY7C1515KV18-300BZXC drop into a board designed for CY7C1520KV18-250BZC?

Yes, the CY7C1520KV18-250BZC is pin-compatible — same 72Mbit density, 2M x 36 organization, 1.7V supply, and FBGA footprint. The clock frequency difference (300 MHz vs 250 MHz) means the bus timing must be re-verified at the slower speed if using the 250 MHz part as a substitute.