72Mbit NoBL SRAM for high-throughput data paths
Its NoBL (No Bus Latency) architecture eliminates the dead cycle between read and write operations, sustaining back-to-back throughput at the full 133 MHz clock rate. The 6.5 ns access time keeps address-to-data latency tight enough for network packet buffers, telecom line cards, and image frame stores where every clock cycle counts. The 2.5V supply rail (2.375V to 2.625V) aligns with low-voltage core logic, saving a regulator step in mixed-voltage designs.
The 100-TQFP (14x20 mm) package is surface-mount only.
