The Cypress CY7C14702XC is a 72 Mbit synchronous SRAM organized as 2M words of 36 bits each, using the NoBL™ ZBT architecture. It is a parallel-interface SRAM.
The 3 ns access time is the headline timing spec. In a ZBT SRAM, this is the time from clock edge to data valid on a read.
