AMD (Xilinx) XC3S5000-4FGG1156C — FPGA / CPLD & Programmable Logic
Technical Documents PDF / CAD
RoHS Compliant · Lead-Free EIA-481 Standard
AMD (Xilinx) / FPGA / CPLD & Programmable Logic

Xilinx XC3S5000-4FGG1156C Spartan-3 FPGA, 5M Gates, 633 I/O

MPN XC3S5000-4FGG1156C
Active Spot Stock · 24-48h Dispatch 100% Original Sealed

Xilinx Spartan®-3 series FPGA, XC3S5000-4FGG1156C, 5,000,000 gates, 74,880 logic cells, 633 user I/O, 1.14 V core, 1,916,928 bit block RAM, surface-mount Bulk package.

Spot Stock · 24-48h Dispatch
MOQ: 1 pcs
Logistics: DHL / FedEx DAP (Global Express · 3-7d) Russia & CIS DDP (Door-to-Door Cleared)
Dispatch: Shenzhen / HK
Unit Price (USD)
$256.11 / pc
Direct Purchase Ready
Volume pricing applies from 1,000 pcs upward, and is confirmed per order against the quantity and the shipment date. Inquire for Target Qty →
Working on a production BOM or have a target unit price? Submit Target Price
[SPEC] Essential Parameters Snapshot Full Specifications (10)
Supply Voltage 1.14

Full Technical Specifications

10 Parameters
XC3S5000-4FGG1156C specifications
Parameter / AttributeSpecification / Value
SeriesSpartan®-3
MountingSurface Mount
Package_typeBulk
Number of i (O)633
Total ram bits1916928
StatusActive
Number of gates5000000
Supply voltage1.14
Number of labs (Clbs)8320
Number of logic elements (Cells)74880
[DESK] Shenzhen Spot Allocation · 2h Response

Need Immediate Spot Stock or Shortage Allocation for XC3S5000-4FGG1156C?

Factory lead times blocking production? We lock verified brand-new original stock in Shenzhen within 2 hours.

Quote SLA 2 Hours
[01] Emergency Shortage 24-48h Shenzhen Dispatch

Direct access to Shenzhen floor inventory, franchised allocation buffers, and factory bonded stock to resolve line-down shutdowns.

[02] Industrial Packaging Tape & Reel / Tray / Tube

Standard factory-sealed packaging compliant with EIA-481 standards for automated high-speed SMT pick-and-place lines.

[03] WhatsApp QC Proof 45x Microscope QC Photos

High-resolution photos of original reel labels, 2D DataMatrix, and pin coplanarity sent via WhatsApp/Telegram before you release wire payment.

● USD Wire Transfer (SWIFT T/T) · DAP Express / DDP Delivery

Technical Details & Description

Spartan-3 FPGA — 5 million gates for medium-density logic

The Xilinx XC3S5000-4FGG1156C is a Spartan®-3 series FPGA packing 5,000,000 gates and 74,880 logic cells in a surface-mount package. With 633 user I/O and 1,916,928 bits of block RAM, it handles moderate digital designs — think soft-core processor plus peripheral glue, video line buffers, or multi-channel data acquisition — without reaching for a larger die. Core supply runs at 1.14 V, which keeps dynamic power in check for the gate count.

633 user I/O pins are available. Each I/O bank operates at its own Vccio, supporting multiple voltage domains.

No official successor is listed.

Frequently asked questions

What is the XC3S5000-4FGG1156C datasheet and pinout?

The datasheet and pinout for the XC3S5000-4FGG1156C are available from Xilinx (now AMD) as part of the Spartan-3 FPGA documentation. The part has 633 user I/O arranged in multiple banks with configurable Vccio levels. The FGG1156 package uses a 1.0 mm pitch BGA with 1156 balls.

How many I/O pins does XC3S5000-4FGG1156C have and what are the voltage levels?

The XC3S5000-4FGG1156C provides 633 user I/O pins. The core operates at 1.14 V, while I/O banks can be independently set to 3.3 V, 2.5 V, 1.8 V, or 1.5 V depending on the Vccio supply connected to each bank.

XC3S5000-4FGG1156C
Verified Allocation
Quote