Skip to main content
Log in
Renesas Electronics 71V424L12PHG — Interface & Transceivers

71V424L12PHG Renesas 4Mbit Async SRAM, 12ns, 44-TSOP II

MPN71V424L12PHG
End of Life

Renesas Electronics 71V424L12PHG asynchronous SRAM, 4Mbit (512K x 8), 12 ns access time, parallel interface, 3V to 3.6V supply, 44-TSOP II, surface mount, bulk packaging.

$4.4Ref. price · indicative, final on quote
Renesas Electronics 71V424L12PHG datasheet (PDF)
Packaging44-TSOP (0.400", 10.16mm Width)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

71V424L12PHG specifications
ParameterValue
Memory typeVolatile
MountingSurface Mount
Voltage3V ~ 3.6V
Memory interfaceParallel
Operating temperature0°C ~ 70°C (TA)
PackageBulk
TechnologySRAM - Asynchronous
Access time12 ns
Memory size4Mbit
Memory formatSRAM
Case44-TSOP (0.400\", 10.16mm Width)
Memory organization512K x 8
Write cycle time - word, page12ns

Product details

512K x 8 asynchronous SRAM in 44-TSOP II

The 71V424L12PHG is a 4Mbit asynchronous SRAM organized as 512K words by 8 bits, with a 12 ns access time that sets the read-cycle floor for the bus master — the data appears on the outputs within 12 ns of the address being valid, so the controller's setup time must accommodate this window.

Sourcing and lifecycle posture

Supplied in bulk packaging (tubes or tray, not tape-and-reel), so the handling at the pick-and-place requires a tube feeder or tray shaker rather than a reel carrier.

Frequently asked questions

What is the 71V424L12PHG's memory organization and access time?

It is a 4Mbit asynchronous SRAM organized 512K x 8, with a 12 ns access time and a matching 12 ns write cycle time.