Skip to main content
Log in
Renesas Electronics 71V124SA10YGI — Discrete Semiconductors

Renesas 71V124SA10YGI 1Mbit Async SRAM, 10 ns, 32-SOJ

MPN71V124SA10YGI
End of Life

Renesas Electronics 71V124SA10YGI asynchronous SRAM, 1 Mbit, 128K x 8, 10 ns access time, parallel interface, 3.15V-3.6V supply, -40°C to +85°C, 32-SOJ package.

$1.66Ref. price · indicative, final on quote
Renesas Electronics 71V124SA10YGI datasheet (PDF)
Packaging32-BSOJ (0.400", 10.16mm Width)
RoHSROHS3 Compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

71V124SA10YGI specifications
ParameterValue
Memory typeVolatile
MountingSurface Mount
Voltage3.15V ~ 3.6V
Memory interfaceParallel
Operating temperature-40°C ~ 85°C (TA)
PackageBulk
TechnologySRAM - Asynchronous
Access time10 ns
Memory size1Mbit
Memory formatSRAM
Case32-BSOJ (0.400\", 10.16mm Width)
Memory organization128K x 8
Write cycle time - word, page10ns

Product details

Asynchronous SRAM, 1 Mbit, 10 ns access

The Renesas 71V124SA10YGI is a 1 Mbit asynchronous SRAM organized as 128K x 8 bits, with a 10 ns access time that sets the read-cycle floor for the bus. The 10 ns figure is the address-to-data valid delay — a 100 MHz bus master sees one wait state at most before the data is stable on the I/O pins. The 10 ns write cycle time matches the read access, so the memory can sustain back-to-back read-write transitions at the same bus rate.

32-SOJ package and temperature grade

Housed in a 32-SOJ (Small Outline J-lead) package, the 71V124SA10YGI is a surface-mount device with a 0.400-inch body width and 10.16 mm body width. The J-lead footprint is common for mid-density SRAMs of this era and reflows with standard lead-free profiles. The supplier device package is designated 32-SOJ. ROHS3 compliant.

Frequently asked questions

What is the access time of the 71V124SA10YGI?

The 71V124SA10YGI has a 10 ns access time for both read and write cycles. This means the address-to-data valid delay is 10 ns maximum, and the write cycle time (word or page mode) is also 10 ns.

What supply voltage does the 71V124SA10YGI require?

The narrow range means the board's 3.3 V rail must stay within ±0.15 V at the SRAM pins; a local LDO or RC filter may be needed if the main rail is noisy or shared with high-current loads.

What is the memory organization of the 71V124SA10YGI?

It is organized as 128K words by 8 bits, giving a total of 1,048,576 bits (1 Mbit). The 8-bit data bus is byte-wide, so two devices are needed for a 16-bit data path.

Is the 71V124SA10YGI RoHS compliant?

Yes, the part is ROHS3 compliant, meaning it meets the EU RoHS directive's restriction on ten substances including lead, mercury, and cadmium, with no exemptions for the listed materials.