Skip to main content
Renesas Electronics 5P49V5927B000NLGI — Clock & Timing ICs
Renesas Electronics

Renesas 5P49V5927B000NLGI VersaClock 5, PLL, 200 MHz

MPN5P49V5927B000NLGI
End of Life

Renesas Electronics VersaClock® 5 clock generator, PLL Yes, 200 MHz max frequency, 2:3 input-to-output ratio, 24-VFQFN exposed pad, tray.

$4.69Ref. price · indicative, final on quote
5P49V5927B000NLGI datasheet
Packaging24-VFQFN Exposed Pad
StockContact for availability
Lead timeIn Stock wk
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

5P49V5927B000NLGI Technical Specifications
ParameterValue
SeriesVersaClock® 5
Mounting typeSurface Mount
Voltage1.71V ~ 3.465V
Frequency200MHz
Operating temperature-40°C ~ 85°C
PLLYes
InputHCSL, LVCMOS, LVDS, LVPECL, Crystal
OutputLVCMOS
PackageTray
Case24-VFQFN Exposed Pad
Divider (Multiplier)Yes/No
Number of circuits1
Ratio - Input:Output2:3
Differential - Input:OutputYes/No

Product details

Clock synthesis with multi-reference input

The 5P49V5927B000NLGI is a VersaClock® 5 clock generator from Renesas, integrating a PLL for frequency synthesis from a wide range of input references: HCSL, LVCMOS, LVDS, LVPECL, or a crystal. With a 2:3 input-to-output ratio, it accepts two reference inputs and produces three LVCMOS outputs, each programmable up to 200 MHz.

The differential input capability (HCSL, LVDS, LVPECL) allows it to accept clean clock references from high-speed ADCs, FPGAs, or SerDes transceivers, while the single-ended LVCMOS and crystal inputs cover legacy or lower-frequency sources.

Frequently asked questions

What is the maximum output frequency of the 5P49V5927B000NLGI?

The device generates LVCMOS outputs up to 200 MHz. The PLL multiplies the input reference to reach this ceiling, with the divider stage providing fractional-N synthesis for non-integer multiples.

What input types does the 5P49V5927B000NLGI accept?

It accepts HCSL, LVCMOS, LVDS, LVPECL, or a crystal as the reference input. This range covers both differential high-speed clock sources and single-ended low-frequency references, making it flexible for mixed-signal boards.