
NXP LPC17xx series, LPC1768FBD100K is a 100MHz ARM Cortex-M3 MCU in 100-LQFP (14x14) Tray; 512KB Flash, 64KB RAM, 70 I/O, Ethernet, USB OTG, CAN, 8x12b A/D and 1x10b D/A on a 2.4V to 3.6V supply rated -40°C to 85°C.
- 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
- Date & lot codes on quoteStated per line before you commit; label photos on request.
- MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
- PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.
Specifications
| Parameter | Value |
|---|---|
| Series | LPC17xx |
| Mounting type | Surface Mount |
| Oscillator type | Internal |
| Program memory type | FLASH |
| Voltage - supply (Vcc (Vdd)) | 2.4V ~ 3.6V |
| Operating temperature | -40°C~85°C(TA) |
| Speed | 100MHz |
| Package | Tray |
| RAM size | 64K x 8 |
| Core size | 32-Bit Single-Core |
| Peripherals | Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT |
| Connectivity | CANbus, Ethernet, I²C, IrDA, Microwire, SPI, SSI, UART/USART, USB OTG |
| Number of i (O) | 70 |
| Core processor | ARM® Cortex®-M3 |
| Case | 100-LQFP |
| Data converters | A/D 8x12b; D/A 1x10b |
| Program memory size | 512KB (512K x 8) |
Frequently asked questions
Is the LPC1768FBD100K a drop-in replacement for the LPC1768FBD100?
Yes. The K-suffix denotes the industrial temperature grade only; pinout, peripheral register map, Flash size (512KB), and RAM size (64KB) are unchanged. No PCB rework is required for a drop-in swap.
Does the LPC1768FBD100K have a pre-programmed USB OTG bootloader?
NXP ships the LPC1768 family with a ROM-based bootloader that supports UART and USB DFU. Whether USB OTG bootloader functionality is enabled in the ROM for this specific ordering code depends on the NXP boot configuration fuses — the datasheet covers the boot options and flash erase timing for the 512KB array.
Can I second-source the LPC1768FBD100K against an STM32F207?
The STM32F207VET6 is a different pin-count and I/O-density part (100-pin LQFP with 100 I/O versus this NXP device's 70 I/O) and requires a layout change. The 512KB Flash matches, but the 30-I/O delta and different peripheral register architecture mean it is not a pin-compatible second source — a board spin would be required for the ST alternative.