Skip to main content
NXP USA Inc. LPC1549JBD100E — Microcontrollers & Processors (MCU / MPU / DSP)

NXP LPC1549JBD100E ARM Cortex-M3 MCU, 72MHz, 256KB Flash, CAN/USB

MPNLPC1549JBD100E
Active

NXP LPC15xx series, ARM Cortex-M3 32-bit single-core at 72MHz, 256KB FLASH, 36KB RAM, 4KB EEPROM, 12-bit ADC 24-channel, 76 I/O, CAN/SPI/I2C/UART/USB, 2.4–3.6V, -40°C to 105°C, 100-LQFP (14×14mm) tray.

$12.7400Ref. price · indicative, final on quote
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

LPC1549JBD100E specifications
ParameterValue
SeriesLPC15xx
MountingSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))2.4V ~ 3.6V
Operating temperature-40°C ~ 105°C (TA)
Speed72MHz
PackageTray
RAM size36K x 8
Core size32-Bit Single-Core
EEPROM size4K x 8
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDT
ConnectivityCANbus, I2C, SPI, UART/USART, USB
Number of i (O)76
Core processorARM® Cortex®-M3
Case100-LQFP
Data convertersA/D 24x12b
Program memory size256KB (256K x 8)

Product details

72 MHz Cortex-M3 with CAN and USB onboard

The NXP LPC1549JBD100E is a 32-bit ARM Cortex-M3 MCU running at 72 MHz, with 256 KB Flash and 36 KB RAM. It integrates a 12-bit ADC with 24 channels, 76 I/O, and interfaces including CAN, USB, I2C, SPI, and UART.

On-chip peripherals reduce BOM count

For dual-sourcing resilience, the LPC1549 family includes multiple density and package variants sharing the same Cortex-M3 core and peripheral set.

Frequently asked questions

Does LPC1549JBD100E have USB and CAN support?

Yes, the MCU includes both CAN and USB interfaces, along with I2C, SPI, and UART.

What is the LPC1549JBD100E datasheet and pinout?

The datasheet covers the full electrical characteristics, pinout diagram, and timing for the 100-LQFP package. The base product number is LPC1549.

What are the alternatives to LPC1549JBD100E?

Within the LPC15xx series, other density and package options share the same Cortex-M3 core and peripheral set, allowing a pin-compatible drop-in for different memory or I/O requirements.