
NXP LPC1548JBD100E — 72MHz ARM Cortex-M3, 128KB Flash, USB/CAN, 100-LQFP
NXP LPC15xx series ARM Cortex-M3 MCU, 72MHz, 128KB Flash, 20KB RAM, 4K EEPROM, 24×12-bit ADC, USB peripheral, CANbus, 76 GPIO, 2.4–3.6V, -40°C to 105°C, 100-LQFP.
- 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
- Date & lot codes on quoteStated per line before you commit; label photos on request.
- MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
- PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.
Specifications
| Parameter | Value |
|---|---|
| Series | LPC15xx |
| Mounting type | Surface Mount |
| Oscillator type | Internal |
| Program memory type | FLASH |
| Voltage - supply (Vcc (Vdd)) | 2.4V ~ 3.6V |
| Operating temperature | -40°C ~ 105°C (TA) |
| Speed | 72MHz |
| Package | Tray |
| RAM size | 20K x 8 |
| Core size | 32-Bit Single-Core |
| EEPROM size | 4K x 8 |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Connectivity | CANbus, I²C, SPI, UART/USART, USB |
| Number of i (O) | 76 |
| Core processor | ARM® Cortex®-M3 |
| Case | 100-LQFP |
| Data converters | A/D 24x12b |
| Program memory size | 128KB (128K x 8) |
Frequently asked questions
The 4K EEPROM is too small for our parameter table — can we emulate EEPROM in Flash on the LPC1548JBD100E?
Yes. The LPC15xx supports In-Application Programming via its IAP routines, which allow designated Flash pages to function as emulated EEPROM for non-volatile parameter storage. This is the standard path when porting legacy MRO parameter tables that exceeded 4K on the original part. Consult the NXP UM for the LPC1548 IAP endurance specifications to confirm the cycle budget meets your maintenance interval requirements.
Does the USB peripheral on the LPC1548JBD100E support device-only or dual host/device operation?
The connectivity listing confirms a USB peripheral is present. The USB controller type (device-only versus full OTG dual-role) is determined by the chip-level OTP trim — confirm against the NXP UM for the LPC1548 before committing a USB stack port, particularly if your existing Cortex-M3 USB stack was written for a device-only controller.