Skip to main content
NXP USA Inc. LPC1114FHN33/201,5 — Microcontrollers & Processors (MCU / MPU / DSP)

NXP LPC1114FHN33/201,5 ARM Cortex-M0 MCU, 50 MHz, 32 KB Flash

MPNLPC1114FHN33/201,5
Active

NXP LPC1100 series 32-bit ARM Cortex-M0 MCU, LPC1114FHN33/201,5, 50 MHz core, 32 KB Flash, 4 KB SRAM, 28 I/O, I²C/SPI/UART, 1.8V–3.6V supply, -40°C to 85°C, 32-HVQFN (7x7) package.

$3.0072Ref. price · indicative, final on quote
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

LPC1114FHN33/201,5 specifications
ParameterValue
SeriesLPC1100
MountingSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))1.8V ~ 3.6V
Operating temperature-40°C ~ 85°C (TA)
Speed50MHz
PackageTray
RAM size4K x 8
Core size32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, POR, WDT
ConnectivityI²C, SPI, UART/USART
Number of i (O)28
Core processorARM® Cortex®-M0
Case32-VQFN Exposed Pad
Data convertersA/D 8x10b
Program memory size32KB (32K x 8)

Product details

The 32 KB Flash and 4 KB SRAM pair this core with enough code space for a modest protocol stack (e.g., Modbus RTU or a simple I²C sensor hub) and enough RAM for a few hundred bytes of runtime data plus a small RTOS task list. If your application needs larger lookup tables or a TCP/IP stack, you will bump into the 32 KB ceiling quickly.

Peripherals and I/O budget

28 general-purpose I/O pins.

Frequently asked questions

What is the closest pin-compatible alternative to LPC1114FHN33/201,5 in this component family?

Within the LPC1100 series, the LPC1114FHN33/201,5 is the 32 KB Flash / 4 KB SRAM variant. Pin-compatible siblings include the LPC1113 (24 KB Flash) and LPC1115 (64 KB Flash) in the same 32-HVQFN package — the difference is Flash density only; core, peripherals, and pinout are identical.

What is LPC1114FHN33/201,5's listed speed (50 MHz) on this component line?

The core runs at 50 MHz maximum, which is the top speed for the LPC1100 series Cortex-M0. That gives a 20 ns instruction cycle for single-cycle operations.